

# 256Kx1 Static RAM

## **Features**

- High speed
  - 25 ns
- · CMOS for optimum speed/power
- · Low active power
  - 880 mW
- · Low standby power
  - 220 mW
- · TTL-compatible inputs and outputs
- · Automatic power-down when deselected

## **Functional Description**


The CY7C197N is a high-performance CMOS static RAM organized as 256K words by 1 bit. Easy memory expansion is provided by an active LOW Chip Enable (CE) and three-state drivers. The CY7C197N has an automatic power-down feature, reducing the power consumption by 75% when deselected.

<u>Writing</u> to the device is <u>acc</u>omplished when the Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs are both LOW. Data on the input pin  $(D_{IN})$  is written into the memory location specified on the address pins  $(A_0$  through  $A_{17})$ .

Reading the device is accomplished by taking chip enable  $(\overline{CE})$  LOW while Write Enable  $(\overline{WE})$  remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output  $(D_{OLT})$  pin.

The out<u>put</u> pin stays in a high-imped<u>ance</u> state when Chip Enable (CE) is HIGH or Write Enable (WE) is LOW.

The CY7C197N utilizes a die coat to insure alpha immunity.



## **Selection Guide**

	-25	-45
Maximum Access Time (ns)	25	45
Maximum Operating Current (mA)	95	
Maximum Standby Current (mA)	30	30



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.....-55°C to +125°C Supply Voltage to Ground Potential DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to  $\rm V_{CC}$  + 0.5V

DC Input Voltage <sup>[1]</sup>	–0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

			-2	25, -45	
Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> =12.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	$V_{CC} + 0.3V$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	<b>-</b> 5	+5	mA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled	<b>-</b> 5	+5	mA
Ios	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ , $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$		95	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs <sup>[3]</sup>	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$		30	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs <sup>[3]</sup>	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} < 0.3V$		15	mA

# Capacitance<sup>[4]</sup>


Parameter	Description	Test Conditions	Max.	Unit	
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	8	pF	
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF	

#### Note:

- V<sub>(min.)</sub> = -2.0V for pulse durations of less than 20 ns.
   Not more than one output shoul<u>d be</u> shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 3. A pull-up resistor to  $V_{CC}$  on the  $\overline{CE}$  input is required to keep the device deselected during  $V_{CC}$  power-up, otherwise  $I_{SB}$  will exceed values given.
- 4. Tested initially and after any design or process changes that may affect these parameters. 5.  $t_r = \le 5$  ns for the -25 and slower speeds.



## AC Test Loads and Waveforms<sup>[5]</sup>



# Switching Characteristics Over the Operating Range<sup>[8]</sup>

		-25		-45			
Parameter	Description	Min. Max		Min. Max		Unit	
READ CYCLE	<u> </u>	•	•	•			
t <sub>RC</sub>	Read Cycle Time	25		45		ns	
t <sub>AA</sub>	Address to Data Valid		25		45	ns	
t <sub>OHA</sub>	Output Hold from Address Change	3		3		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		25		45	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	3		3		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[9, 10]</sup>	0	11	0	15	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0 0				ns	
t <sub>PD</sub>	CE HIGH to Power-Down		20		30	ns	
WRITE CYCL	E <sup>[11]</sup>	•					
t <sub>WC</sub>	Write Cycle Time	25		45		ns	
t <sub>SCE</sub>	CE LOW to Write End	20		40		ns	
t <sub>AW</sub>	Address Set-Up to Write End	20		40		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width			30		ns	
t <sub>SD</sub>	Data Set-Up to Write End			20		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	3		3		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 10]</sup>	0	11	0	15	ns	

#### Note:


- 6. Tested initially and after any design or process changes that may affect these parameters.
- 7.  $t_r = \le 5$  ns for the -25 and slower speeds.

Test conditions assume signal transition time of 5 ns or less for -25 and slower speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l<sub>QL</sub>/l<sub>QH</sub> and 30-pF load capacitance.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) in AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




# **Switching Waveforms**


# Read Cycle No. $\mathbf{1}^{[12, 13]}$



# Read Cycle No. 2<sup>[12]</sup>



# Write Cycle No. 1 (WE Controlled)[11]



- Notes:

  12. WE is HIGH for read cycle.


  13. Device is continuously selected,  $\overline{CE} = \underline{V_{II}}$ .

  14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.




## Switching Waveforms (continued)

# Write Cycle No. 2 (CE Controlled)[11, 14]





Typical DC and AC Characteristics






# Typical DC and AC Characteristics (continued)







## **CY7C197N Truth Table**


CE	WE	Input/Output	Mode
Н	Χ	High Z	Deselect/Power-Down
L	Н	Data Out	Read
L	L	Data In	Write

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY7C197N-25PXC	51-85013	24-Lead (300-Mil) Molded DIP (Pb-free)	Commercial
45	CY7C197N-45PXC	51-85013	24-Lead (300-Mil) Molded DIP (Pb-free)	Commercial

Please contact local sales representative regarding availability of these parts.

## **Package Diagram**



All products and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 001-06495 Rev. \*\*

Page 6 of 7



# **Document History Page**

Document Title: CY7C197N 256Kx1 Static RAM Document Number: 001-06495					
REV.	REV. Issue Orig. of Change Description of Change				
**	424111	See ECN	NXR	New Data Sheet	